| Description |
1 online resource (xvii, 267 pages) : illustrations |
| Contents |
Machine generated contents note: 1. Fundamentals of timing simulation -- 2. Delay models : evolution and trends -- 3. Degradation and inertial effects -- 4. CMOS inverter degradation delay model -- 5. Gate-level DDM -- 6. Logic level simulator design and implementation -- 7. DDM simulation results |
| Summary |
This book provides the reader with an extensive background in the field of logic-timing simulation and delay modeling. It includes detailed information on the challenges of logic-timing simulation, applications, advantages and drawbacks. The capabilities of logic-timing are explored using the latest research results that are brought together from previously disseminated materials. An important part of the book is devoted to the description of the "Degradation Delay Model", developed by the authors, showing how the inclusion of dynamic effects in the modeling of delays greatly improves the appl |
| Bibliography |
Includes bibliographical references and index |
| Notes |
Print version record |
| Subject |
Computer simulation.
|
|
Mathematical models.
|
|
Computer Simulation
|
|
Models, Theoretical
|
|
simulation.
|
|
mathematical models.
|
|
COMPUTERS -- Computer Simulation.
|
|
Computer simulation
|
|
Mathematical models
|
| Form |
Electronic book
|
| Author |
Juan Chico, Jorge
|
|
Valencia, Manuel
|
| ISBN |
1860945899 |
|
9781860945892 |
|
1860947360 |
|
9781860947360 |
|
