| Description |
1 online resource (686 pages) |
| Contents |
Cover ; Half-title ; Reviews ; Title page ; Copyright information ; Table of contents ; Preface; Acknowledgments; Part I Introduction; 1 The digital abstraction; 1.1 Digital signals; 1.2 Digital signals tolerate noise; 1.3 Digital signals represent complex data; 1.3.1 Representing the day of the year; 1.3.2 Representing subtractive colors; 1.4 Digital logic functions; 1.5 VHDL description of digital circuits and systems; 1.6 Digital logic in systems; Summary; Bibliographic notes; Exercises; 2 The practice of digital system design; 2.1 The design process; 2.1.1 Specification |
|
2.1.2 Concept development and feasibility2.1.3 Partitioning and detailed design; 2.1.4 Verification; 2.2 Digital systems are built from chips and boards; 2.3 Computer-aided design tools; 2.4 Moore's law and digital system evolution ; Summary; Bibliographic notes; Exercises; Part II Combinational logic; 3 Boolean algebra; 3.1 Axioms; 3.2 Properties; 3.3 Dual functions; 3.4 Normal form; 3.5 From equations to gates; 3.6 Boolean expressions in VHDL; Summary; Bibliographic notes; Exercises; 4 CMOS logic circuits; 4.1 Switch logic; 4.2 Switch model of MOS transistors; 4.3 CMOS gate circuits |
|
4.3.1 Basic CMOS gate circuit4.3.2 Inverters, NANDs, and NORs; 4.3.3 Complex gates; 4.3.4 Tri-state circuits; 4.3.5 Circuits to avoid; Summary; Bibliographic notes; Exercises; 5 Delay and power of CMOS circuits; 5.1 Delay of static CMOS gates; 5.2 Fan-out and driving large loads; 5.3 Fan-in and logical effort; 5.4 Delay calculation; 5.5 Optimizing delay; 5.6 Wire delay; 5.7 Power dissipation in CMOS circuits; 5.7.1 Dynamic power; 5.7.2 Static power; 5.7.3 Power scaling; Summary; Bibliographic notes; Exercises; 6 Combinational logic design; 6.1 Combinational logic; 6.2 Closure |
|
6.3 Truth tables, minterms, and normal form6.4 Implicants and cubes; 6.5 Karnaugh maps; 6.6 Covering a function; 6.7 From a cover to gates; 6.8 Incompletely specified functions; 6.9 Product-of-sums implementation; 6.10 Hazards; Summary; Bibliographic notes; Exercises; 7 VHDL descriptions of combinational logic; 7.1 The prime number circuit in VHDL; 7.1.1 A VHDL design entity; 7.1.2 The case statement; 7.1.3 The case? statement; 7.1.4 The if statement; 7.1.5 Concurrent signal assignment statements; 7.1.6 Selected signal assignment statements; 7.1.7 Conditional signal assignment statements |
|
7.1.8 Structural description7.1.9 The decimal prime number function; 7.2 A testbench for the prime number circuit; 7.3 Example: a seven-segment decoder; Summary; Bibliographic notes; Exercises; 8 Combinational building blocks; 8.1 Multi-bit notation; 8.2 Decoders; 8.3 Multiplexers; 8.4 Encoders; 8.5 Arbiters and priority encoders; 8.6 Comparators; 8.7 Shifters; 8.8 Read-only memories; 8.9 Read-write memories; 8.10 Programmable logic arrays; 8.11 Data sheets; 8.12 Intellectual property; Summary; Bibliographic notes; Exercises; 9 Combinational examples; 9.1 Multiple-of-3 circuit |
| Notes |
9.2 Tomorrow circuit |
|
Print version record |
| Form |
Electronic book
|
| Author |
Harting, R. Curtis
|
|
Aamodt, Tor M
|
| ISBN |
9781316162651 |
|
1316162656 |
|
